# **TDT4200 Parallel programming**

PS5

Maren Wessel-Berg & Claudi Lleyda Moltó October 2023



## **Practical information**

**Published**: 10/10/23 **Deadline**: 24/10/23 at 22:00 **Evaluation**: Pass/Fail

- ▶ Completing the problem set is **mandatory**.
- ▶ The work must be done **individually** and without help from anyone but the TDT4200 staff.
- ▶ **Reference** all sources found on the internet or elsewhere.
- ▶ The **requirements**, and **how and what to deliver** is explained in the problem set description found on BlackBoard.
- ▶ **Start early!**



# **Where can you get help with the assignment?**

▶ **Recitation lecture**: introduction to the problem set (Today)

Slides will be made available online.

▶ **TA hours**: ask questions in person

Friday, October 13, 10:00–12:00 in [Cybele](https://link.mazemap.com/cZu6EYeo) Monday, October 16, 13:00–15:00 in [Cybele](https://link.mazemap.com/cZu6EYeo) Friday, October 20, 10:00–12:00 in [Cybele](https://link.mazemap.com/cZu6EYeo) Monday, October 23, 13:00–15:00 in [Cybele](https://link.mazemap.com/cZu6EYeo)

▶ **[Piazza](https://piazza.com/class/llxyp287tqn7nq)**: question forum

Ask questions any time (but give us time to answer). Select the ps5 folder for questions related to this problem set.

Do not post full or partial solutions!



# **Today**

▶ Introduce the problem set.

▶ Give an introduction to GPUs and CUDA programming.

GPUs and GPU programming will be covered in the main lectures, but the assignment schedule is a little ahead of this schedule, so we will provide you with the information you need to solve the assignments in the recitation lectures.



# **Topic**

**Finite difference approximation of the 2D heat equation using CUDA**

- $\triangleright$  You will work on the same code as in previous assignments, but this time you will take the sequential implementation of the Finite Difference Method (FDM) for solving the 2D heat equation and **parallelise it using CUDA**
- ▶ You will also **answer questions** about your implementation and the curriculum.



### **GPU vs. CPU**

- ▶ The CPU must be good at many things.
	- $\blacktriangleright$  Minimize the latency of a single thread by using caches and compex control flow logic.
- $\blacktriangleright$  The GPU is optimized for massively parallel computations, i.e., it is specialized.
	- ▶ Maximize the throughput of all threads by running many threads in parallel and hiding latency with computations.



# **CUDA**

- ▶ Platform and programming model developed by NVIDIA.
- ▶ Allows us to program NVIDIA GPUs through programming language extensions.
- ▶ Only compatible with NVIDIA GPUs- other GPUs require other programming models, e.g., OpenCL.

We will focus on CUDA in the assignments, but the general GPU concepts do not only apply to NVIDIA GPUs.



# **We will focus on three main topics**

- ▶ Memory spaces and memory management.
- ▶ Execution spaces and launcing kernels.
- $\blacktriangleright$  The thread hierarchy and thread identification.



## **Memory spaces**

#### **Host memory and device memory**

- ▶ The CPU and the GPU have separate memory spaces.
	- $\triangleright$  We need to manage two different memory spaces.
	- ▶ Data is transferred between the GPU and the CPU (over PCIe or NVLink bus).
	- ▶ Dereferencing a pointer to GPU memory from the CPU will cause an error (and vice versa).



cudaMalloc**,** cudaMemcpy**,** cudaFree

 $\blacktriangleright$  The device memory is managed from the host and is similar to how CPU memory is managed.

#### **Allocate device memory:**

cudaMalloc ( **void**\*\* devPtr, size t size )



cudaMalloc**,** cudaMemcpy**,** cudaFree

 $\triangleright$  The device memory is managed from the host and is similar to how CPU memory is managed.

#### **Allocate device memory:**

cudaMalloc ( **void**\*\* devPtr, size t size )

#### **Copy data between host and device:**

cudaMemcpy ( **void**\* dst , **const void**\* src , size t count, cudaMemcpyKind kind )



cudaMalloc**,** cudaMemcpy**,** cudaFree

 $\triangleright$  The device memory is managed from the host and is similar to how CPU memory is managed.

#### **Allocate device memory:**

cudaMalloc ( **void**\*\* devPtr, size t size )

#### **Copy data between host and device:**

cudaMemcpy ( **void**\* dst , **const void**\* src , size t count, cudaMemcpyKind kind )

#### **Free device memory**

```
cudaFree ( void* devPtr )
```


cudaMalloc**,** cudaMemcpy**,** cudaFree

 $\triangleright$  The device memory is managed from the host and is similar to how CPU memory is managed.

#### **Copy data between host and device:**

cudaMemcpy ( **void**\* dst , **const void**\* src , size t count, cudaMemcpyKind kind )

#### **Type of data copy** (the cudaMemcpyKind enum)

cudaMemcopyHostToDevice = 1 cudaMemcpyDeviceToHost = 2



# **Kernels**

▶ *Kernels* are **functions that run on the GPU** and specify what the threads should do.

> A function is declared as a kernel through the function execution space specifier \_\_global\_\_

▶ A kernel is **executed in parallel by all threads**, i.e., if there are N threads, the kernel is executed N times in parallel.

> The number of threads that should execute a kernel is specified by configuration parameters inside the construct  $\langle \langle \cdot, \cdot \rangle \rangle$  >  $\rangle$  when the kernel is called.



### **Execution spaces**

 $\blacktriangleright$  In general, we want to distinguish between functions that are to be run on the CPU and functions that are to be run on the GPU.

#### **Function Execution Space Specifiers:**

*/ / Hos t and d e vi c e c a l l a b l e , d e vi c e execu ted* global **void** kernel (Params ...) {}

*/ / Device c a l l a b l e , d e vi c e execu ted* device **void** kernel ( Params . . . ) { }

*/ / Hos t c a l l a b l e , hos t execu ted ( d e f a u l t )* host **void** kernel ( Params . . . ) { }



**Organisation**

**Threads** are contained within



**Organisation**

**Threads** are contained within **blocks** that are organized in a





#### **Organisation**

**Threads** are contained within **blocks** that are organized in a **grid**.



**NTN** 

 $\blacksquare$ 

#### **Organisation**

**Threads** are contained within **blocks** that are organized in a **grid**.



 $\blacksquare$ 

#### **Note**

A block can hold a maximum of 1024 threads.

A grid can hold a maximum of  $2^{31} - 1$  blocks.

**Identification**

- ▶ A thread that executes a kernel has a **unique ID** that can be accessed from the kernel through built-in variables: threadIdx
	- blockIdx
- $\blacktriangleright$  This can be useful, for example, if we want each thread to operate on different data...





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**:  $4 \times 4$





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**:  $4 \times 4$





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**:  $4 \times 4$





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**:  $4 \times 4$





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**: 4 × 4

 $grid_x = \lceil n_x/4 \rceil$ 





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**: 4 × 4

 $grid_x = \lceil n_x/4 \rceil$ 





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**: 4 × 4

 $grid_x = \lceil n_x/4 \rceil$ 





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**:  $4 \times 4$

$$
grid_x = \lceil n_x/4 \rceil
$$
  

$$
grid_y = \lceil n_y/4 \rceil
$$





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example:**  $4 \times 4$

▶ Why should you round up the number of blocks?





- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example:**  $4 \times 4$

▶ Why should you round up the number of blocks?

 $\Box$ 



- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example**: 4 × 4

▶ Why should you round up the number of blocks?

 $\vert \textbf{O} \vert$ 



- ▶ Build your grid to match the physical domain.
- ▶ Determine the size of your thread blocks. **Example:**  $4 \times 4$

- ▶ Why should you round up the number of blocks?
- $\blacktriangleright$  What do you do with threads with an ID "outside" the domain?



### ▶ What thread is this?











▶ What thread is this?





▶ What thread is this?









### **ONTNU**











 $\blacktriangleright$  What thread is this? Thread block: (3, 1)





 $\blacktriangleright$  What thread is this? Thread block:  $(3,1)$ Local thread index:  $(2, 1)$ 





- $\blacktriangleright$  What thread is this? Thread block: (3, 1) Local thread index:  $(2, 1)$
- $\blacktriangleright$  Use the built-in variables:



 $\blacksquare$ 

 $int x = blockDim.x * blockIdx.x + threadIdx.x; // 14$ **int**  $y = blockDim y \cdot blockIdx \cdot y + threadIdx \cdot y$ ; // 5

**Identification**

 $\triangleright$  By using the thread IDs and the calculation on the previous slide we can map the grid of thread blocks to the physical domain so that one thread is responsible for calculating one grid point.

```
int x =  blockDim.x *  blockIdx.x +  threadIdx.x;
int y = blockDim y * blockIdx.y + threadIdx.y;
```
*/ / . . .*



**Identification**

 $\triangleright$  By using the thread IDs and the calculation on the previous slide we can map the grid of thread blocks to the physical domain so that one thread is responsible for calculating one grid point.

▶ Remember to add guards!

```
int x =  blockDim.x *  blockIdx.x +  threadIdx.x;
int y = blockDim y * blockIdx.y + threadIdx.y;i f ( /* GUARD */ ) {
  / / . . .
}
```


- $\blacktriangleright$  A vector x scaled by a added with another vector  $y$ .
- $\blacktriangleright$  We want to distribute one component per thread.





- $\blacktriangleright$  A vector x scaled by a added with another vector  $y$ .
- $\blacktriangleright$  We want to distribute one component per thread.
- $\blacktriangleright$   $y_i = a \cdot x_i + y_i$
- ▶ How many threads per block?





- $\blacktriangleright$  A vector x scaled by a added with another vector  $y$ .
- $\blacktriangleright$  We want to distribute one component per thread.
- $\blacktriangleright$   $y_i = a \cdot x_i + y_i$
- $\blacktriangleright$  How many threads per block?
- $\blacktriangleright$  How are they organized within each block?





- $\blacktriangleright$  A vector  $x$  scaled by  $a$  added with another vector  $y.$
- $\blacktriangleright$  We want to distribute one component per thread.
- $\blacktriangleright$   $y_i = a \cdot x_i + y_i$
- $\blacktriangleright$  How many threads per block?
- $\blacktriangleright$  How are they organized within each block?
- ▶ **Proposition**: Organize as many threads as possible within one-dimensional blocks since the vectors are inherently one-dimensional.





- ▶ Elements per vector:  $n = 4096$
- ▶ Max threads per block: 1024





- ▶ Elements per vector:  $n = 4096$
- $\blacktriangleright$  Max threads per block: 1024
- ▶ Threads per block:  $N_t = min(n, 1024)$





- ▶ Elements per vector:  $n = 4096$
- $\blacktriangleright$  Max threads per block: 1024
- ▶ Threads per block:  $N_t = min(n, 1024)$





- ▶ Elements per vector:  $n = 4096$
- $\blacktriangleright$  Max threads per block: 1024
- ▶ Threads per block:  $N_t = min(n, 1024)$





- ▶ Elements per vector:  $n = 4096$
- $\blacktriangleright$  Max threads per block: 1024
- ▶ Threads per block:  $N_t = min(n, 1024)$
- $\blacktriangleright$  Thread blocks:  $N_b = \lceil \frac{n}{N_b} \rceil$  $\frac{n}{N_t}$ ] = 4





```
Implementation
    int n = 4096;
    float a, *h x, *h y, *d x, *d y;
    cudaMalloc ( &d x, sizeof (float) * n );
    cudaMalloc ( &d y, sizeof (float) * n );
   cudaMemcpy (d_x, h_x, \text{sizeof}(\text{float}) * n,cudaMemcpyHostToDevice ) ;
   cudaMemcpy ( d_y , h_y , s izeo f ( f loa t ) * n ,
                cudaMemcpyHostToDevice ) ;
   dim3 threadBlockDims = \{1024, 1, 1\};
   dim3 gridDims = {ceil(n/1024), 1, 1};
    saxpy \le s gridDims, threadBlockDims >>> (n, a, d x, d y );
   cudaMemcpy ( h_y, d_y, sizeof (float) * n,cudaMemcpyDeviceToHost ) ;
    cudaFree ( d_x ) ;
    cudaFree ( d_y ) ;
```


**Implementation**

```
_ _ gl o b a l _ _ saxpy ( const int n , const f loat a ,
                        const float *x, const float *y )
{
     int idx = \text{threadIdx} \cdot x + \text{blockIdx} \cdot x * \text{blockDim} \cdot x;
     if (idx \geq n) return;
     y[ idx ] = a*x[ idx ] + y[ idx ];
}
```


# **Pro-tips**

#### **Variable names**

real t \*h mass; // Host variable real t \*d mass; // Device variable

#### **Error handling**

```
cudaError_t status;
s ta tus = cudaMalloc(& devPtr , /* s i z e */ ) ;
if ( status != cudaSuccess ) {
    f p r in t f ( stderr,
        "GPU E r ro r : %s %s %d \n" ,
        cudaGetErrorString (code), FILE, LINE );
    // If you want to abort at this point, add an abort
    exit (EXIT_FAILURE );
}
```


### **Your tasks**

- **1.** Setup
	- ▶ Allocate memory on the host (CPU) and the device (GPU).
	- $\blacktriangleright$  Transfer data from the host to the device.
	- ▶ Specify grid and block layout.



### **Your tasks**

- **1.** Setup
	- ▶ Allocate memory on the host (CPU) and the device (GPU).
	- $\blacktriangleright$  Transfer data from the host to the device.
	- $\blacktriangleright$  Specify grid and block layout.
- **2.** Write kernels and device functions to parallelise the time\_step and boundary\_condition functions.



## **Your tasks**

- **1.** Setup
	- ▶ Allocate memory on the host (CPU) and the device (GPU).
	- $\blacktriangleright$  Transfer data from the host to the device.
	- $\blacktriangleright$  Specify grid and block layout.
- **2.** Write kernels and device functions to parallelise the time\_step and boundary\_condition functions.
- **3.** Handle results and teardown
	- $\blacktriangleright$  Transfer data from the device to the host.
	- $\blacktriangleright$  Free previously allocated memory.



# **Where should you run the code?**

▶ You might have an NVIDIA GPU in your **personal computer**.

You can check with the command

lspci | grep -i nvidia

Use [this guide](https://docs.nvidia.com/cuda/cuda-installation-guide-linux/index.html) to install CUDA.

▶ **Oppdal and Selbu** have NVIDIA T4 GPUs.

The document under *Sources and Syllabus* in Blackboard explains how to connect to and use the Snotra cluster.

Note that to compile the code on Oppdal or Selbu you need to update the Makefile so that the correct compiler is used:

```
#PARALLEL_CC : = nvcc
PARALLEL_CC : = / usr / lo ca l / cuda −12.2 / bin / nvcc
```


#### **Extra resources**

[CUDA C++ Programming Guide](https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html) [CUDA Runtime API Reference](https://docs.nvidia.com/cuda/index.html) [Debugging with CUDA-GDB](https://docs.nvidia.com/cuda/cuda-gdb/index.html)

